

EL979950185

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

EL 465677587

APPLICATION FOR LETTERS PATENT

* * * * *

**Semiconductor Assemblies, Methods of Forming
Structures Over Semiconductor Substrates, and
Methods of Forming Transistors Associated with
Semiconductor Substrates**

* * * * *

INVENTORS

Kevin L. Beaman
John T. Moore

ATTORNEY'S DOCKET NO. MI22-1381

1 Semiconductor Assemblies, Methods of Forming Structures Over
2 Semiconductor Substrates, and Methods of Forming Transistors
3 Associated with Semiconductor Substrates

4 TECHNICAL FIELD

5 The invention pertains to methods of forming structures over
6 semiconductor substrates, and in particular embodiments pertains to
7 methods of forming transistors associated with semiconductor substrates.
8 The invention also pertains to semiconductor assemblies.

9
10 BACKGROUND OF THE INVENTION

11 There are numerous applications in semiconductor processing in
12 which it is desired to form conductive layers over oxides. For instance,
13 transistor structures frequently comprise conductive layers formed over
14 silicon dioxide (commonly referred to as a gate oxide). In some
15 instances, the conductive materials comprise conductively doped silicon,
16 and in such instances dopant can occasionally migrate through the oxide
17 into an underlying substrate. In particular transistor devices, such dopant
18 migration can be problematic. For instance, PMOS devices comprise an
19 n-type channel region underneath a gate oxide, and can comprise p-type
20 doped silicon over the gate oxide. If p-type dopant migrates from the
21 silicon, through the oxide, and into the underlying substrate it will
22 change the doping within the n-type channel. Such change can affect,
23

1 and even destroy, electrical properties of the transistor. Accordingly, it
2 can be desired to alleviate dopant migration relative to PMOS devices.

3 In contrast to the above-discussed problems which can be
4 associated with PMOS devices, dopant migration is typically not
5 problematic relative to NMOS devices. However, NMOS devices can
6 have their own associated problems. For instance, it can be desired to
7 form gate oxide for NMOS devices which is thicker than that utilized for
8 PMOS devices. Such can be problematic in semiconductor wafer
9 processing, in that both NMOS devices and PMOS devices are frequently
10 formed over the same wafer. It would be desired to develop
11 methodology which enables different gate oxide thicknesses to be
12 associated with different transistors on the same wafer, and in particular
13 applications desired to develop methodology to enable NMOS transistors
14 to have thicker gate oxide than PMOS transistors.

15 16 SUMMARY OF THE INVENTION

17 In one aspect, the invention encompasses a method of forming a
18 structure over a semiconductor substrate. A silicon dioxide containing
19 layer is formed across at least some of the substrate. Nitrogen is
20 formed within the silicon dioxide containing layer. Substantially all of
21 the nitrogen within the silicon dioxide is at least 10\AA above the
22 substrate. After the nitrogen is formed within the silicon dioxide layer,
23 conductively doped silicon is formed on the silicon dioxide layer.

1 In another aspect, the invention encompasses a method of forming
2 a pair of transistors associated with a semiconductor substrate. First and
3 second regions of the substrate are defined. A first oxide region is
4 formed to cover at least some of the first region of the substrate, and
5 to not cover the second region of the substrate. Nitrogen is formed
6 within the first oxide region. After the nitrogen is formed, a first
7 conductive layer is formed over the first oxide region. The first
8 conductive layer does not cover the second region of the substrate.
9 After the first conductive layer is formed, a second oxide region is
10 formed over the second region of the substrate. A second conductive
11 layer is formed over the second oxide region. The first conductive layer
12 is patterned into a first transistor gate, and the second conductive layer
13 is patterned into a second transistor gate. First source/drain regions are
14 formed proximate the first transistor gate, and the second source/drain
15 regions are formed proximate the second transistor gate.

16 In other aspects, the invention pertains to semiconductor
17 assemblies.

18 19 **BRIEF DESCRIPTION OF THE DRAWINGS**

20 Preferred embodiments of the invention are described below with
21 reference to the following accompanying drawings.
22
23

1 Fig. 1 is a diagrammatic, cross-sectional view of semiconductor
2 wafer fragments at a preliminary processing step of a method of the
3 present invention.

4 Fig. 2 is a view of the Fig. 1 wafer fragments shown at a
5 processing step subsequent to that of Fig. 1.

6 Fig. 3 is a view of the Fig. 1 wafer fragments shown at a
7 processing step subsequent to that of Fig. 2.

8 Fig. 4 is a view of the Fig. 1 wafer fragments shown at a
9 processing step subsequent to that of Fig. 3.

10 Fig. 5 is a view of the Fig. 1 wafer fragments shown at a
11 processing step subsequent to that of Fig. 4.

12 Fig. 6 is a view of the Fig. 1 wafer fragments shown at a
13 processing step subsequent to that of Fig. 5.

14 Fig. 7 is a view of the Fig. 1 wafer fragments shown at a
15 processing step subsequent to that of Fig. 6.

16 Fig. 8 is a diagrammatic, cross-sectional view of an apparatus which
17 can be utilized in methodology of the present invention.

18 Fig. 9 is a diagrammatic, cross-sectional view of another apparatus
19 which can be utilized in methodology of the present invention.
20
21
22
23

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Fig. 1 shows a semiconductor wafer 10 at a preliminary processing step of the present invention. Wafer 10 comprises a substrate 16 which is divided into a first region 12 and a second region 14. Substrate 16 can comprise, for example, monocrystalline silicon lightly doped with a background p-type dopant. To aid in interpretation of the claims that follow, the terms "semiconductive substrate" and "semiconductor substrate" are defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Regions 12 and 14 can correspond to differently-doped regions of substrate 16. For instance, region 12 can correspond to a portion of substrate 16 having a heavier concentration of n-type conductivity enhancing dopant than p-type conductivity enhancing dopant, and can accordingly be referred to as an n-type doped region. Further, region 14 can correspond to a region of substrate 16 wherein the p-type

1 dopant concentration is heavier than any n-type dopant concentration,
2 and can accordingly be referred to as a p-type region of substrate 10.
3 In order to emphasize this aspect of the invention and assist in the
4 description that follows, substrate 16 of region 12 is labeled with an "n",
5 and region 14 is labeled with a "p". It is to be understood that the
6 shown doping of regions 12 and 14 corresponds to a particular
7 embodiment of the present invention, and that other embodiments are
8 encompassed wherein both of regions 12 and 14 are similarly doped,
9 including embodiments wherein regions 12 and 14 are both heavier doped
10 with n-type dopant than p-type dopant, as well as embodiments wherein
11 regions 12 and 14 are both heavier doped with p-type dopant than n-
12 type dopant.

13 In particular embodiments of the present invention, regions 12
14 and 14 correspond to portions of a semiconductor memory assembly, and
15 in such embodiments regions 12 and 14 can both correspond to memory
16 array regions, or can both correspond to regions peripheral to a memory
17 array regions, or alternatively one of regions 12 and 14 can correspond
18 to a memory array region while the other regions 12 and 14 corresponds
19 to a portion of the wafer peripheral to the memory array region.

20 An oxide layer 18 is formed over substrate 16. Oxide layer 18
21 can comprise, for example, silicon dioxide and can be formed by
22 chemical vapor deposition over layer 16. Alternatively, if substrate 16
23 comprises silicon (such as, for example, if substrate 16 is monocrystalline

1 silicon) a silicon dioxide layer 18 can be formed by oxidizing an upper
2 surface of substrate 16.

3 Nitrogen is shown being dispersed onto and within layer 18. The
4 nitrogen is preferably formed primarily at a surface of oxide layer 18.
5 Layer 18 is preferably less than 50Å thick, and in particular embodiments
6 is about 40Å thick. Preferably, an entirety of the nitrogen formed within
7 layer 18 is at least 10Å above substrate 16. Alternatively, substantially
8 all of the nitrogen formed within layer 18 is preferably at least 10Å
9 above substrate 16. For purposes of interpreting this document and the
10 claims that follow, it is to be understood that the reference to
11 "substantially all" of the nitrogen within silicon dioxide layer 18 being
12 at least 10Å above substrate 16 is defined to indicate that no measurable
13 amount of nitrogen is in the portion of layer 18 that is within 10Å of
14 substrate 16. In particular embodiments of the present invention,
15 substantially all of the nitrogen formed within layer 18 is formed within
16 the top 10Å of layer 18. In other words, no measurable amount of
17 nitrogen extends below the top 10Å of layer 18, which can, in particular
18 embodiments, indicate that an entirety of the nitrogen is within the top
19 10Å of layer 18.

20 Figs. 8 and 9 illustrate apparatuses which can be utilized for
21 forming nitrogen within only the upper portions of silicon dioxide
22 layer 18. Referring to Fig. 8, nitrogen-comprising region 22 can be
23 formed by remote plasma nitridization utilizing an apparatus 200.

1 Apparatus 200 comprises a plasma chamber 202 and a reaction
2 chamber 204. Reaction chamber 204 comprises a substrate holder 206,
3 and substrate 16 is supported within chamber 204 by holder 206.
4 Preferably, holder 206 is configured to rotate substrate 16 during
5 exposure of substrate 16 to activated nitrogen species. Such activated
6 nitrogen species are formed within plasma chamber 202 by, for example,
7 exposing N_2 and/or other nitrogen-containing materials (such as N_2O or
8 NH_3) to plasma conditions, with the term "activated" indicating that the
9 nitrogen species is different than the form of nitrogen fed to the plasma.
10 An activated nitrogen species can comprise, for example, a nitrogen ion
11 or a nitrogen atom in an energy state higher than its ground state.
12 Exemplary plasma conditions comprise utilization of a microwave plasma
13 generator at a power of from about 1,500 watts to about 3,000 watts,
14 and utilizing a pressure within chamber 202 of less than or equal to
15 about 3 Torr. The plasma of chamber 202 forms activated nitrogen
16 species which migrate along a passageway 208 into chamber 204
17 whereupon the species can form a nitrogen-comprising layer over and
18 within oxide 18 (Fig. 1).

19 An arrow is shown within passageway 208 to indicate migration of
20 plasma activated nitrogen species through passageway 208. Preferably,
21 passageway 208 is of sufficient length so that plasma 202 is at least
22 about 12 inches from substrate 16. Such can enable highly activated
23 nitrogen species formed within a plasma to relax prior to interaction with

1 substrate 16, which can limit penetration of the nitrogen species into
2 substrate 16 relative to an amount of penetration which would occur with
3 more highly activated species. In order to further limit penetration of
4 nitrogen species into substrate 16, substrate 16 is preferably not biased
5 relative to the plasma within chamber 202.

6 Suitable operating conditions for forming a nitrogen-comprising
7 plasma over substrate 16 can include maintaining a temperature of
8 substrate 16 at from about 550°C to about 1,000°C, rotating the wafer
9 at about 90 rotations per minute (RPM), maintaining a pressure within
10 chambers 202 and 204 of from about 0.8 Torr to about 2.8 Torr, and
11 exposing the wafer to the nitridization conditions for from about one
12 minute to about five minutes.

13 An alternative apparatus which can be utilized for forming nitrogen
14 over and within oxide layer 18 (Fig. 1) is described with reference to
15 Fig. 9 as apparatus 220. Apparatus 220 can be referred to as a high
16 density plasma remote plasma nitridization (HDP-RPN) apparatus, or
17 simply as a plasma nitridization (PN) apparatus. Apparatus 220
18 comprises a reaction chamber 222 having a wafer holder 224 therein.
19 Wafer 16 is supported on holder 224. A plasma 226 is formed above
20 substrate 16, and preferably is maintained a distance "X" from
21 substrate 16, with distance "X" corresponding to at least about four
22 inches. Nitrogen is introduced into plasma 226 in the form of, for
23 example, N₂, and activated nitrogen species are formed from the

1 nitrogen. Suitable processing parameters for utilization of the apparatus
2 of Fig. 9 include a wafer temperature of from 0°C to 400°C, no rotation
3 of the substrate 16, a pressure within chamber 222 of from about 5
4 mTorr to about 15 mTorr (preferably of from about 5 mTorr to
5 about 10 mTorr), and an exposure time of substrate 16 to activated
6 nitrogen species within chamber 222 of from about 5 seconds to
7 about 30 seconds.

8 Referring next to Fig. 2, a conductive layer 20 is formed over
9 oxide 18, and a patterned masking layer 22 is formed over the portion
10 of conductive layer 20 that is associated with region 12, while the
11 portion of conductive layer 20 associated with region 14 remains exposed.

12 Conductive material 20 can comprise, for example, conductively
13 doped silicon, such as, for example, conductively doped amorphous or
14 polycrystalline silicon. In particular embodiments of the present
15 invention, conductive layer 20 comprises p-type doped silicon.
16 Conductive material 20 can also comprise metals, and/or silicides, in
17 addition to, or alternatively to, the conductively doped silicon.

18 Masking layer 22 can comprise, for example, photoresist, and can
19 be patterned by photolithographic processing.

20 Referring to Fig. 3, wafer fragment 10 is shown after being
21 exposed to etching conditions which remove layers 20 and 18 from over
22 region 14 of substrate 16. Masking layer 22 (Fig. 2) protects layers 18
23 and 20 from being removed over region 12 of substrate 16. In

1 embodiments in which oxide 18 comprises silicon dioxide and conductive
2 material 20 comprises conductively doped silicon, a suitable etchant for
3 removing materials 18 and 20 from over substrate 16 can comprise, for
4 example, CF_4 and O_2 .

5 It is noted that the structure shown in Fig. 3 can be obtained
6 through processing methods other than that shown in Figs. 1-3. For
7 instance, region 14 can be covered during formation of oxide layer 18
8 and conductive layer 20, and subsequently the cover removed from over
9 region 14 to form a structure identical to that shown in Fig. 3.

10 Referring to Fig. 4, wafer 10 is shown after being exposed to
11 oxidizing conditions. The oxidizing conditions form an oxide layer 24
12 over substrate 16, and also form an oxide layer 26 over conductive
13 material 20. If substrate 16 comprises monocrystalline silicon and
14 conductive material 20 comprises conductively doped silicon, oxide layers
15 24 and 26 will comprise silicon dioxide. Oxide layers 24 and 26 can be
16 formed by methods other than oxidation of layer 20 and substrate 16,
17 such as, for example, by chemical vapor deposition of silicon dioxide.
18 Also, it is noted that the invention encompasses embodiments wherein
19 oxide is not formed over layer 20, such as, for example, embodiments in
20 which oxide layer 24 is formed by oxidation of substrate 16 and in which
21 layer 20 comprises a non-oxidizable material.

22 Oxide layer 24 can be formed to be a different thickness than
23 oxide layer 18. For instance, oxide layer 18 can be optimized for

1 formation of a PMOS transistor, and accordingly can be less than 50Å
2 thick, and, for example, about 40Å thick, while oxide layer 24 can be
3 optimized for formation of an NMOS transistor, and accordingly can be
4 greater than 50Å thick, and, for example, can be about 70Å thick.

5 Referring to Fig. 5, a second conductive material 28 is formed
6 over regions 12 and 14 of substrate 16. Conductive material 28 can
7 comprise, for example, conductively doped silicon, and in particular
8 embodiments comprises n-type doped silicon. Conductive material 28 can
9 comprise other conductive materials in addition to, or alternatively to,
10 conductively doped silicon, such as, for example, metals and/or silicides.

11 Referring to Fig. 6, wafer 10 is exposed to planarizing conditions
12 which planarize an upper surface of wafer 10 and remove layers 26 and
13 28 from over first conductive layer 20. Exemplary planarizing conditions
14 comprise chemical-mechanical polishing. Alternatively or in combination
15 with the chemical-mechanical polishing, a polysilicon dry etch can be
16 utilized to remove polysilicon from over both of regions 12 and 14. A
17 suitable polysilicon dry etch is an isotropic etch utilizing HBr.

18 Referring to Fig. 7, layers 18 and 20 are incorporated into a first
19 transistor structure 40 and layers 24 and 28 are incorporated into a
20 second transistor structure 42.

21 First transistor structure 40 comprises a silicide layer 44 and an
22 insulative layer 46 which are formed over layers 18 and 20 and patterned
23

1 together with layers 18 and 20 to form a gate structure. Silicide layer
2 44 can comprise, for example, titanium silicide or tungsten silicide.

3 Second transistor structure 42 comprises a silicide layer 48 and
4 insulative layer 50 which are formed over layers 24 and 28 and patterned
5 with layers 24 and 28 to form a gate structure. Silicide layer 48 can
6 comprise, for example, titanium silicide or tungsten silicide, and insulative
7 layer 50 can comprise, for example, silicon nitride.

8 Sidewall spacers 52 are shown formed along sidewalls of patterned
9 materials 24, 28, 48 and 50, as well as along sidewalls of patterned
10 materials 18, 20, 44 and 46. Spacers 52 comprise insulative materials,
11 and can comprise, for example, silicon dioxide or silicon nitride.

12 It is noted that although conductive layers 44 and 48 are shown
13 separately from conductive materials 20 and 28, silicides 44 and 48 could
14 also have been incorporated into conductive materials 20 and 28,
15 respectively. In other words, conductive material 20 could, in particular
16 embodiments, encompass two layers, with a lower layer comprising
17 conductively doped silicon and an upper layer comprising a silicide; and
18 similarly conductive material 28 could, in particular embodiments,
19 encompass two layers with a lower layer comprising conductively doped
20 silicon and an upper layer comprising a silicide.

21 Lightly doped diffusion (Ldd) regions 54 are shown within region
22 12 of substrate 16, and source/drain regions 56 are also shown within
23 region 12 of substrate 16. Source/drain regions 56 comprise p-type

1 dopant and together with Ldd regions 54 and layers 18, 20, 44 and 46
2 define a PMOS transistor 40. Lightly doped diffusion regions 54
3 typically comprise p-type dopant.

4 Lightly doped diffusion regions 58 are shown within region 14 of
5 substrate 16 and heavily doped source/drain regions 60 are also shown
6 within region 14 of substrate 16. Heavily doped source/drain regions 60
7 comprise n-type dopant, and together with layers 24, 28, 48 and 50
8 define NMOS transistor 42. Lightly doped diffusion regions 58 typically
9 comprise n-type dopant.

10 In compliance with the statute, the invention has been described
11 in language more or less specific as to structural and methodical
12 features. It is to be understood, however, that the invention is not
13 limited to the specific features shown and described, since the means
14 herein disclosed comprise preferred forms of putting the invention into
15 effect. The invention is, therefore, claimed in any of its forms or
16 modifications within the proper scope of the appended claims
17 appropriately interpreted in accordance with the doctrine of equivalents.